# **5V ECL 1:5 Clock Distribution Chip**

The MC100EL14 is a low skew 1:5 clock distribution chip designed explicitly for low skew clock distribution applications. The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub> via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V<sub>BB</sub> should be left open.


The EL14 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pulldown resistor) the SEL pin will select the differential clock input.

The common enable  $(\overline{EN})$  is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.

- 50 ps Output-to-Output Skew
- Synchronous Enable/Disable
- Multiplexed Clock Input
- ESD Protection: > 2 KV HBM, > 200 V MM
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V<sub>CC</sub> = 4.2 V to 5.7 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -4.2 V to -5.7 V
- Internal Input Pulldown Resistors on CLK, SCLK, SEL, and EN.
- Q Output will Default LOW with Inputs Open or at VEE
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 code V–0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 303 devices




http://onsemi.com



### **ORDERING INFORMATION**

Device	Package	Shipping
MC100EL14DW	SO-20	38 Units/Rail
MC100EL14DWR2	SO-20	1000 Units/Reel



 $^{\ast}$  All V<sub>CC</sub> pins are tied together on the die.

Warning: All V<sub>CC</sub> and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Logic Diagram and Pinout Assignment

#### **PIN DESCRIPTION**

PIN	FUNCTION
CLK, CLK	ECL Diff Clock Inputs
SCLK	ECL Scan Clock Input
ĒN	ECL Sync Enable
SEL	ECL Clock Select Input
$Q_{0-4}, \overline{Q_{0-4}}$	ECL Diff Clock Outputs
V <sub>BB</sub>	Reference Voltage Output
Vcc	Positive Supply
VEE	Negative Supply
NC	No Connect

### FUNCTION TABLE

CLK*	SCLK*	SEL*	EN*	Q
L	х	L	L	L
Н	Х	L	L	н
X	L	н	L	L
X	н	Н	L	н
X	Х	Х	Н	L (1)

On next negative transition of CLK or SCLK
\* Pins will default low when left open.

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
VCC	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8	V
VEE	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-8	V
VI	PECL Mode Input Voltage	V <sub>EE</sub> = 0 V	$V_I \leq V_{CC}$	6	V
	NECL Mode Input Voltage	VCC = 0 $V$	$V_I \geq V_{EE}$	-6	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
IBB	V <sub>BB</sub> Sink/Source			± 0.5	mA
ТА	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θJA	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	20 SOIC 20 SOIC	90 60	°C/W °C/W
θJC	Thermal Resistance (Junction-to-Case)	std bd	20 SOIC	30 to 35	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

#### MAXIMUM RATINGS (Note 1)

1. Maximum Ratings are those values beyond which device damage may occur.

### 100EL SERIES PECL DC CHARACTERISTICS V<sub>CC</sub> = 5.0 V; V<sub>EE</sub> = 0.0 V (Note 2)

						-		1			
			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Unit
IEE	Power Supply Current		32	40		32	40		34	42	mA
VOH	Output HIGH Voltage (Note 3)	3915	3995	4120	3975	4045	4120	3975	4050	4120	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	3170	3305	3445	3190	3295	3380	3190	3295	3380	mV
VIH	Input HIGH Voltage (Single–Ended)	3835		4120	3835		4120	3835		4120	mV
VIL	Input LOW Voltage (Single–Ended)	3190		3525	3190		3525	3190		3525	mV
$V_{BB}$	Output Voltage Reference	3.62		3.74	3.62		3.74	3.62		3.74	V
VIHCMR	$\begin{array}{llllllllllllllllllllllllllllllllllll$	1.3 1.5		4.6 4.6	1.2 1.4		4.6 4.6	1.2 1.4		4.6 4.6	V
Ι <sub>Η</sub>	Input HIGH Current			150			150			150	μA
۱ <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.8 V / -0.5 V.
Outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> - 2.0 V.
V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>P</sub>pmin and 1 V.

			<b>−40°C</b>			25°C			85°C			
Symbol	Charact	teristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Curre	nt		32	40		32	40		34	42	mA
VOH	Output HIGH Voltage	e (Note 6)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV
VOL	Output LOW Voltage	e (Note 6)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV
VIH	Input HIGH Voltage	(Single–Ended)	-1165		-880	-1165		-880	-1165		-880	mV
VIL	Input LOW Voltage (	Single–Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
V <sub>BB</sub>	Output Voltage Refe	erence	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
VIHCMR	Common Mode Ran (Note 7)	ge (Differential) VPP < 500 mV VPP ≥ 500 mV	-3.7 -3.5		0.4 0.4	3.8 3.6		0.4 0.4	3.8 3.6		0.4 0.4	V
Iн	Input HIGH Current				150			150			150	μΑ
۱ <sub>IL</sub>	Input LOW Current		0.5			0.5			0.5			μA


### 100EL SERIES NECL DC CHARACTERISTICS V<sub>CC</sub> = 0.0 V; V<sub>EF</sub> = -5.0 V (Note 5)

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.8 V / -0.5 V.
Outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> - 2.0 V.
V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>P</sub>pmin and 1 V.

			–40°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency		TBD			TBD			TBD		GHz
<sup>t</sup> PLH <sup>t</sup> PHL	Prop CLK to Q (Diff) Delay CLK to Q (SE) SCLK to Q	520 470 470		720 770 770	580 530 530	680 680 680	780 830 830	630 580 580		830 880 880	ps
<sup>t</sup> SKEW	Part-to-Part Skew Within-Device Skew (Note 9)			200 50			200 50			200 50	ps
<sup>t</sup> JITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
tS	Setup Time EN	0			0			0			ps
tH	Hold Time EN	0			0			0			ps
VPP	Input Swing (Note 10)	150		1000	150		1000	150		1000	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% – 80%)	230		500	230		500	230		500	ps

8. V<sub>EE</sub> can vary +0.8 V / −0.5 V.
9. Skews are specified for identical LOW-to-HIGH or HIGH-to-LOW transitions.
10. V<sub>PP</sub>(min) is the minimum input swing for which AC parameters guaranteed. The device has a DC gain of ≈40.




Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

## Resource Reference of Application Notes

- AN1404 \_ ECLinPS Circuit Performance at Non–Standard VIH Levels AN1405 - ECL Clock Distribution Techniques AN1406 Designing with PECL (ECL at +5.0 V) AN1503 - ECLinPS I/O SPICE Modeling Kit AN1504 Metastability and the ECLinPS Family \_ - Low Voltage ECLinPS SPICE Modeling Kit AN1560 Interfacing Between LVDS and ECL AN1568 \_ AN1596 - ECLinPS Lite Translator ELT Family SPICE I/O Model Kit AN1650 - Using Wire–OR Ties in ECLinPS Designs AN1672 The ECL Translator Guide \_ AND8001 Odd Number Counters Design \_
- AND8002 Marking and Date Codes
- AND8020 Termination of ECL Logic Devices

## PACKAGE DIMENSIONS



- NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS								
DIM	MIN	MAX							
Α	2.35	2.65							
A1	0.10	0.25							
В	0.35	0.49							
С	0.23	0.32							
D	12.65	12.95							
Е	7.40	7.60							
е	1.27	BSC							
Н	10.05	10.55							
h	0.25	0.75							
L	0.50	0.90							
θ	0 °	7 °							

# <u>Notes</u>

**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.